



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/273,560	03/22/1999	TAKUMI HASEGAWA	Q53743	7269

7590 01/29/2003

SUGHRUE, MION, ZINN, MACPEAK & SEAS
2100 PENNSYLVANIA AVE. N.W.
WASHINGTON,, DC 200373202

EXAMINER

THANGAVELU, KANDASAMY

ART UNIT	PAPER NUMBER
----------	--------------

2123

DATE MAILED: 01/29/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/273,560

Applicant(s)

HASEGAWA, TAKUMI

Examiner

Kandasamy Thangavelu

Art Unit

2123

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 05 August 2002.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-4 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 14 January 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____.

DETAILED ACTION

Introduction

1. This communication is in response to the Applicant's request for continued prosecution application (CPA) mailed on August 5, 2002. Claims 1-4 of the application are pending.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.

3. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35

U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Art Unit: 2123

4. Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over **Blinne et al. (BL)** (U.S. Patent 5,274,568) in view of **Hasegawa (HAS)** (U.S. Patent 6,041,168) and further in view of **Hasegawa (HS)** (U.S. Patent 5,528,511).

4.1 **BL** teaches method of estimating logic cell delay time. Specifically, as per Claim 1, **BL** teaches the delay analysis system for delay analysis of a logic circuit (Col 1, Lines 7-13);
the system having a delay analysis library (Col 1, Lines 9-13);
containing connection information on a plurality of circuits (Col 1, Lines 39-40);
and the delay time information on rises and falls of each input terminal and output terminal of the plurality of circuits (Col 1, Lines 45-48).

BL does not expressly teach the library further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits. **HAS** teaches that the library further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits (Col 1, Lines 58-61 and Col 2, Lines 31-35), as delay verification time can be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information (Col 2, Lines 28-35). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the system of **BL** with the system of **HAS** that included the library containing logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits, as delay verification

Art Unit: 2123

time could be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information.

BL does not expressly teach that when making a delay analysis of the logic circuit including at least one of plurality of circuits, a delay time is selected from the delay time information according to a logical operation of one of the circuits. **HS** teaches that when making a delay analysis of the logic circuit including at least one of the plurality of circuits, a delay time is selected from the delay time information according to a logical operation of one of the circuits (Col 3, Lines 5-26), as this provides correct delay time even when either of rise or fall of the signal has no effect in a delay time computation process (Col 2, Lines 61-65). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the system of **BL** with the system of **HS** that included when making a delay analysis of the logic circuit including at least one of plurality of circuits, a delay time being selected from the delay time information according to a logical operation of one of the circuits, as this would provide correct delay time even when either of rise or fall of the signal had no effect in a delay time computation process.

4.2 As per Claim 2, **BL** teaches the delay analysis system for delay analysis of a logic circuit (Col 1, Lines 7-13);

the system having a delay analysis library (Col 1, Lines 9-13);

containing connection information on a plurality of circuits (Col 1, Lines 39-40);

and the delay time information on rises and falls of each input terminal and output terminal of the plurality of circuits (Col 1, Lines 45-48).

BL does not expressly teach the library further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits. **HAS** teaches that the library further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits (Col 1, Lines 58-61 and Col 2, Lines 31-35), as delay verification time can be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information (Col 2, Lines 28-35). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the system of **BL** with the system of **HAS** that included the library containing logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits, as delay verification time could be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information.

BL does not expressly teach that when making a delay analysis of the logic circuit, a delay time between the input terminal and the output terminal is selected from the delay time information according to a logical operation of one of the circuits. **HS** teaches that when making a delay analysis of the logic circuit, a delay time between the input terminal and the output terminal is selected from the delay time information according to a logical operation of one of the circuits (Col 3, Lines 5-26), as this provides correct delay time even when either of rise or fall of the signal has no effect in a delay time computation process (Col 2, Lines 61-65). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to

Art Unit: 2123

modify the system of **BL** with the system of **HS** that included when making a delay analysis of the logic circuit, a delay time between the input terminal and the output terminal being selected from the delay time information according to a logical operation of one of the circuits, as this would provide correct delay time even when either of rise or fall of the signal had no effect in a delay time computation process.

4.3 As per Claim 3, **BL** teaches a method for making a delay analysis of a logic circuit (Col 1, Lines 7-13); comprising the steps of:

referencing a delay analysis library (Col 1, Lines 9-13);

containing connection information on a plurality of circuits (Col 1, Lines 39-40);

and the delay time information on rises and falls of each input terminal and output terminal of at least one of the plurality of circuits (Col 1, Lines 45-48).

BL does not expressly teach the library further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits. **HAS** teaches that the library further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of at least one of the plurality of circuits (Col 1, Lines 58-61 and Col 2, Lines 31-35), as delay verification time can be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information (Col 2, Lines 28-35). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the system of **BL** with the system of **HAS** that included the library containing logical operation information representing correspondence between a logical value of each input terminal and the

Art Unit: 2123

logical value of the output terminal of at least one of the plurality of circuits, as delay verification time could be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information.

BL does not expressly teach selecting the delay time of at least one of the circuits from the delay time information according to a specified logic operation of the circuit. **HS** teaches selecting the delay time of at least one of the circuits from the delay time information according to a specified logic operation of the circuit (Col 3, Lines 5-26), as this provides correct delay time even when either of rise or fall of the signal has no effect in a delay time computation process (Col 2, Lines 61-65). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the method of **BL** with the method of **HS** that included selecting the delay time of at least one of the circuits from the delay time information according to a specified logic operation of the circuit, as this would provide correct delay time even when either of rise or fall of the signal had no effect in a delay time computation process.

4.4 As per Claim 4, **BL** teaches a computer-readable medium having stored thereon a program for executing a process step (Col 2, Lines 42-50); comprising:

- referencing a delay analysis library (Col 1, Lines 9-13);
- containing connection information on a plurality of circuits (Col 1, Lines 39-40);
- and the delay time information on rises and falls of each input terminal and output terminal of each one of the plurality of circuits (Col 1, Lines 45-48).

BL does not expressly teach the library further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of each one of the plurality of circuits. **HAS** teaches that the library

Art Unit: 2123

further contains logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of each one of the plurality of circuits (Col 1, Lines 58-61 and Col 2, Lines 31-35), as delay verification time can be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information (Col 2, Lines 28-35). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the system of **BL** with the system of **HAS** that included the library containing logical operation information representing correspondence between a logical value of each input terminal and the logical value of the output terminal of each one of the plurality of circuits, as delay verification time could be shortened and high speed delay verification achieved by calculating delay time based on logic information, connecting information and delay information.

BL does not expressly teach selecting the delay time of at least one of the circuits from the delay time information according to a logic operation of the circuit. **HS** teaches selecting the delay time of at least one of the circuits from the delay time information according to a logic operation of the circuit (Col 3, Lines 5-26), as this provides correct delay time even when either of rise or fall of the signal has no effect in a delay time computation process (Col 2, Lines 61-65). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the method of **BL** with the method of **HS** that included selecting the delay time of at least one of the circuits from the delay time information according to a logic operation of the circuit, as this would provide correct delay time even when either of rise or fall of the signal had no effect in a delay time computation process.

Art Unit: 2123

BL does not expressly teach a computer-readable medium having stored thereon a program for executing a process step of performing a delay calculation using selected delay time as a propagation delay time of at least one of circuits. **HS** teaches a computer-readable medium having stored thereon a program for executing a process step of performing a delay calculation using selected delay time as a propagation delay time of at least one of circuits (Col 3, Lines 5-26), as this provides correct delay time even when either of rise or fall of the signal has no effect in a delay time computation process (Col 2, Lines 61-65). It would have been obvious to one of ordinary skill in the art at the time of Applicant's invention to modify the computer-readable medium having stored thereon a program of **BL** with the computer-readable medium having stored thereon a program of **HS** that included executing a process step of performing a delay calculation using selected delay time as a propagation delay time of at least one of circuits, as this would provide correct delay time even when either of rise or fall of the signal had no effect in a delay time computation process.

Request for Interview

5. Applicant's attorney has requested an interview with the examiner. Such an interview could be arranged when the applicant has responded to this office action.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to the applicant's disclosure.

The following patents are cited to further show the state of the art with respect to computing circuit delay times using library information from the connection information library, logic information library and delay information library.


1. Hasegawa, "High speed delay verification apparatus and method therefor", U.S. Patent 6,041,168, March 2000.
2. Iwanishi et al., "Method of estimating degradation with consideration of hot carrier effects", U.S. Patent 6,047,247, April 2000.
3. Yamamoto, "Design aiding apparatus and method for designing a semiconductor device", U.S. Patent 6,024,478, February 2000.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Kandasamy Thangavelu whose telephone number is 703-305-0043. The examiner can normally be reached on Monday through Friday from 8:00 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska, can be reached on (703) 305-9704. The fax phone number for the organization where this application or proceeding is assigned is 703-746-7329.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-9600.

K. Thangavelu
Art Unit 2123
January 22, 2003


HUGH JONES Ph.D.
PRIMARY PATENT EXAMINER
TECHNOLOGY CENTER 2100